[campus icon] Accesskey [ h ] University of Paderborn - Home
DE deutsch
Die Universität der Informationsgesellschaft
GET Lab LOGO

AVSy

Research Project AVSy

Subject

Architecture for Automatic Power Minimization of Signalprocessing Systems

Abstract

With the rapid development of physical target technologies, designing an integrated circuit becomes a task of growing complexity. Potentially high functionality combined with small geometrical dimensions provide ideal conditions for complex signal processing in mobile devices. Analogous to the software-crisis of the seventies, the resulting complexity-problem shall be addressed through design on high abstraction layers and reuse of optimized modules, which can be composed to complete signal processing systems. However, at this time no continuous power-oriented design methodology exists for algorithmic system specitications.

This project it will show that the gap can be closed by combining a design tool for algorithmic synthesis and power-evaluation with a heuristics-driven module-selection from a multi-level low-power macro-library.

Status

Completed

Partners

Financing

Deutsche Forschungsgemeinschaft

Contact

Prof. Dr.-Ing. Bärbel Mertsching